DEV Community

Cover image for Adding Upsizer to axi_stream_width_converter
Abraxas3d
Abraxas3d

Posted on

1

Adding Upsizer to axi_stream_width_converter

#fpga #opensource #vhdl #axi

Today we started working on adding the upsizer case (where output bus width is larger than input bus width) to the axi_stream_width_converter in Andre Suoto's fpga_cores repository.

See the debris field here:

https://github.com/Abraxas3d/fpga_cores

Join or follow along with all our fun at https://openresearch.institute

:D

Top comments (0)

profile
Kinde
 Promoted

Modern authentication, access management and billing for engineers.

Modern authentication, access management and billing for engineers.

Secure and monetize your product from day one – in your stack.

Get a free account

👋 Kindness is contagious

Explore this practical breakdown on DEV’s open platform, where developers from every background come together to push boundaries. No matter your experience, your viewpoint enriches the conversation.

Dropping a simple “thank you” or question in the comments goes a long way in supporting authors—your feedback helps ideas evolve.

At DEV, shared discovery drives progress and builds lasting bonds. If this post resonated, a quick nod of appreciation can make all the difference.

Okay